Automation of Real-time Embedded System Design

Pavel KUCERA
Centre for Applied Cybernetics, Brno University of Technology
Brno, 61200, Czech Republic

and

Petr HONZIK
Department of Control and Instrumentation, Brno University of Technology
Brno, 61200, Czech Republic

ABSTRACT

The goal of this paper is to present a tool for automation of designing of real-time embedded system which time-behaviour description is based on formal methods approach. Formal description of the system is based on timed automata diagrams and its temporal logic verification. The purpose of this tool is to automate process of transferring timed automata diagrams into real-time operating system running in the embedded system hardware. This tool significantly simplifies design, implementation and verification of real-time embedded systems because human resources will be concentrated more on the area of specification and verification than implementation issues. This software tool is being developed as an open-source project under the national grant agency support at the Department of Control and Instrumentation, Brno University of Technology.

Keywords

Real-time systems, Real-time operating systems, Timed Automata, Temporal Logic, UPPAAL

1. INTRODUCTION

The area of formal methods is one of the most dynamic domains of software engineering. There were published initial works about formal methods as a separated branch in the beginning of nineties of 20th century; significant works are mainly [1], [2], [3] and [4].

Since then, formal methods have infiltrated into almost all engineering branches and today it is an interdisciplinary tool facilitating work on design of products and systems from HW to SW parts of applications. Many articles and papers are published every year; they show formal methods as a useful tool at many areas of human activity like aviation, economy, industry, communication, control systems … [5], [6], [7], [8].

Embedded and real-time control systems are very important areas in the everyday life. People and systems itself are surrounded by tons of different embedded system. They usually help us, but in the case of wrong operation they can be a threat to us or other systems. Embedded and real-time control systems have passed through the secular trend in the sphere of design, implementation and verification of the systems. The tradition of control systems in the embedded systems is based on its ability to produce control systems working with highly reliable and safe parameters. To produce such reliable and safe systems via standard (and proved) approach is a painful work requiring a lot of time, skills and human efforts. However, the human work is mainly in the area of implementation (writing routines and programs, designing HW ...) and not in the area of specification and verification.

When considering different approaches of formal design of real-time embedded systems, it is usually problematic to choose an appropriate formal method considering peculiarities of timeliness. The formal approaches used for designing the real-time systems (like UML, ROPES, etc.) concentrate predominantly on theoretical solution of the appropriate interactions of the blocks to provide a real-time behavior in terms of timeliness and synchronism. However, practical experiences show that a fair amount of failures in real-time systems are not only caused by flaws in design but also by underestimation of the efficiency of the particular point-to-point connection. Having designed proper state automata, synchronization points of processes, and employing further measures to diminish compromising of timeliness is crucial if the real-time embedded system is to be transferred to the practice.
2. DEVELOPMENT STRATEGY

Project of the real-time embedded system based on formal description requires specific development strategy. This strategy should include control mechanisms based on formal methods used during development of the project as well as suitable final implementation tools. The flowchart of such project’s development strategy is shown in Figure 1.

Flowchart of our development strategy consists of several important steps. Step Start of the project represents formal beginning of the project design and it is followed by the step called System Requirements. This step is easy to understand by the inquiry: “What we must to do?” The answer to this question is also first specification of the project; inputs from several engineering branches are collected and transformed into uniform utterance. Step System Requirements is followed by the step Informal Specification (IS) of the system; in this step an informal model of the embedded system task is created. The unexceptional design of the task is finished in this step because an informal model is usually machine interpretation of the design inputs; computer program (indifferently to the target platform) or flowchart are examples of such informal specification. In the case of the formal design, the formal model must be created and verified. Our development strategy solves these issues in the steps Formal Model (FM) of the system and Verification of FM. When the verification step is finished, first decision replies the question: „Does FM fulfill the requirements?”

In case that all conditions, specified during collection design inputs, are satisfied, formal model of the project is automatically transferred into the real-time operating system in target HW platform; it is done in the step Automatic Implementation of FM. As soon as the implementation is created, final embedded system must be tested.

In the case that tests are not successful or FM does not fulfill project requirements, it is necessary to observe what part of the project is wrong. In this case, there exist three possibilities:

I. The formal model is wrong - for instance, deadlock or livelock is observed during simulation/verification. In this case we have to return back into the step Formal Model and another appropriate formal description of the system must be created.

II. The informal model is wrong - for instance, the behavior of the system does not correspond with the claims. In this case we have to return back into the step Informal Specification where the behavior of the systems is more precisely specified.

III. If both above mentioned problems do not occur, then we have to return back into the step System Requirements and new requirements must be found or precisely determined.

In the simplified way, the entire sequence is done in the following four steps:

1. Define system’s requirements.
2. Create formal model of the system from the informally specified system’s requirements.
3. Simulate the formal model and verify system’s requirements.
4. Transfer formal model of the system into the real-time operating system for target HW platform.

3. FORMAL MODEL

As was mentioned in the introduction, an appropriate formal method considering peculiarities of timeliness must be chosen. For the purposes of our automation tool, timed automaton and temporal logic have been chosen as an appropriate description method. The main advantage of this formal method is that there exists an integrated tool environment for modeling, simulation and verification of real-time systems called UPPAAL. UPPAAL was developed jointly by BRICS at Aalborg University and the Department of Computer systems at Uppsala University [9]. It is the appropriate tool for system that can be modeled as a collection of non-deterministic processes with finite control structure and real valued clocks, communicating through channels or shared variables. Typical application areas include...
real-time controllers, communication protocols in particular, those where timing aspects are critical and embedded systems control.

UPPAAL consists of three main parts: a description language, a simulator and a model-checker.

1. The description language is a nondeterministic guarded command language with simple data types (unbounded integers, arrays, etc.). It serves as a modeling or design language to describe system behavior as networks of automata extended with clock and data variables.

2. The simulator is a validation tool that enables examination of possible dynamic executions of a system during early design or modeling stages and thus provides an inexpensive mean of fault detection prior to verification by the model-checker, which covers the exhaustive dynamic behavior of the system.

3. The model-checker is to check invariant and bounded liveness properties by exploring the symbolic state-space of the system, i.e., reachability analysis in terms of symbolic states represented by constraints.

The theory of timed automaton is well described in [10]. A number of verification tools have been developed for timed systems in the past year. UPPAAL is one of them as is described in [11], [12], or [9]. The other tools are well described in [13].

The goal of UPPAAL has always been to serve as a platform for the tool to provide a flexible architecture that allows experimentation. It should allow orthogonal features to be integrated in an orthogonal manner to evaluate various techniques within a single framework and investigate how influence each other [14].

4. AUTOMATION DESIGN TOOL

Automation design tool for real-time embedded system design solves step Automatic Implementation of FM in the Figure 1. Formal model of the system is based on timed automata created in UPPAAL. This formal model can be automatically converted into the objects that are easy to implement in real-time operating systems and these objects results in executable code. Structure of such automation tool is shown in Figure 2. Formal model is represented by timed automata diagram(s) created in UPPAAL. Model is stored in XML file. Model Abstraction Layer (MAL) and Real-time Abstraction layer (RAL) are created from this XML file.

The purpose of the MAL is to create an independent interface between timed automata model and real-time entities (processes, threads, synchronizations, IPC) that will be automatically implemented.

The purpose of the RAL is to create a unified structure implementing automata and real-time entities into general real-time operating system.

The Model Cross Compiler (MCC) is an interface for MAL and RAL transferring formal model of the system from the description tool into C/C++ source code. This source code can be included into the corresponding compiler and executable code for the target HW platform can be created. While MAL and RAL are independent on the target HW and target operating system, structure of the MCC strictly depends on the selected real-time operating system and programming language (C or C++). Different operating system uses common basic objects/entities (processes, threads, IPC, synchronization primitives, timers …) with different interfaces – that’s why different MCC must be created for corresponding operating systems. For the purposes of this automation design tool, RTX (Real-time extension of Windows) has been chosen as a target platform and C++ as a programming language.
5. CONCLUSION

Suggested tool for automation of real-time embedded system design brings several advantages into the area of system control design.

Routine implementation work of the software engineer will be replaced by an automatic implementation; it significantly increases safety and reliability of the control systems, while its verification demand will be lower.

Verification of the system will be based on its formal specification; it brings possibility to verify project during specification process and final verification can be automated or semi-automated - without human intervention.

Total design time will be reduced, while safety and reliability parameters will be preserved or improved with the lower costs.

6. ACKNOWLEDGEMENT

This work has been supported in part by Grant Agency of the Czech Republic GA1890030 (Implementation of timed automata into real-time operating systems), Ministry of Education, Youth and Sports of the Czech Republic Research Intent MSM0021630529 (Intelligent systems in automation), and Project 1M0567 (Centre for applied cybernetics).

7. REFERENCES